

What is claimed:

SUB  
BI

1. A method for manufacturing a semiconductor device having a trench isolation region, the method comprising the steps of:

- 2 (a) forming a trench in a semiconductor layer;
- 3 (b) forming a dielectric layer that fills the trench; and
- 4 (c) conducting a thermal treatment of the dielectric layer, wherein the thermal
- 5 treatment is conducted at temperatures of at least 1050°C.
- 6

2. A method for manufacturing a semiconductor device having a trench isolation region according to claim 1, wherein, in the step (b), the dielectric layer is formed with a film density of at least 2.1 g/cm<sup>3</sup>.

3. A method for manufacturing a semiconductor device having a trench isolation region according to claim 1, wherein the temperature of the thermal treatment is 1100°C or higher.

4. A method for manufacturing a semiconductor device having a trench isolation region according to claim 1, wherein the temperature of the thermal treatment is in the range of 1050°C to 1250°C.

5. A method for manufacturing a semiconductor device having a trench isolation region according to claim 1, wherein the dielectric layer is formed by a high density plasma CVD method.

6. A method for manufacturing a semiconductor device having a trench isolation region according to claim 1, further comprising the step (d) of forming a well in the semiconductor layer, and the step (c) is conducted before the step (d).

B

SUB  
B2

7. A method for manufacturing a semiconductor device having a trench isolation region according to claim 1, wherein the trench includes sidewall surfaces and a bottom surface, the method further comprising of thermally oxidizing the sidewall surfaces and the bottom surface of the trench.

C1

8. A method for manufacturing a semiconductor device having a trench isolation region according to claim 7, wherein the thermally oxidizing the sidewall surfaces and the bottom surface of the trench is carried out at a temperature in the range of at 700°C to 1150°C.

11/23/2003

9. A method for manufacturing a semiconductor device having a trench isolation region according to claim 7, wherein the thermally oxidizing the sidewall surfaces and the bottom surface of the trench is carried out at a temperature in the range of at 950 to 1150°C.

10. A method for manufacturing a semiconductor device having a trench isolation region according to claim 7, wherein the thermally oxidizing the sidewall surfaces and the bottom surface yields an oxidation layer having a thickness in the range of 10 nm to 100 nm.

11. A method for manufacturing a semiconductor device having a trench isolation region according to claim 1, wherein the semiconductor layer comprises an epitaxial growth layer formed on a semiconductor substrate.

12. A method for manufacturing a semiconductor device having a trench isolation region according to claim 11, wherein the epitaxial growth layer has a thickness of at least 2  $\mu\text{m}$ .

SUB  
B3

[illegible]

17. A method as in claim 14, wherein the heating the dielectric layer is carried out for a time in the range of 20 minutes to 120 minutes at a temperature in the range of 1050°C to 1200°C.

18. A method as in claim 14, further comprising forming at least one transistor adjacent to the trench isolation region, the at least one transistor being formed after heating the dielectric layer at a temperature of at least 1050°C.

SUB  
B4

1 19. A method for manufacturing a semiconductor device including a trench  
2 isolation region, the method comprising:  
3 forming a first layer on a semiconductor substrate;  
4 forming a polishing stopper layer above the first layer;  
5 forming at least one trench by etching the first layer while using the polishing  
6 stopper layer as a mask;  
7 forming a dielectric layer in and above the trench; and  
8 planarizing the dielectric layer using the polishing stopper layer as a stopper.

1 20. A method as in claim 19, wherein the first layer comprises an epitaxial  
2 growth layer.

1 21. A method as in claim 19, further comprising removing the polishing stopper  
2 layer after planarizing the dielectric layer.

1 22. A method as in claim 19, further comprising oxidizing at least a portion of  
2 the first layer in the at least one trench prior to forming the dielectric layer in and above the  
3 trench.

1 23. A method as in claim 22, further comprising forming a pad layer between the  
2 first layer and the polishing stopper layer.

1 24. A method as in claim 21, further comprising subjecting the dielectric layer to  
2 a thermal treatment at a temperature of at least 1050°C after removing the polishing stopper  
3 layer.

1 25. A method as in claim 24, wherein the thermal treatment is carried out in an  
2 atmosphere comprising 0.1 volume % to 10 volume % oxygen.

1 26. A method as in claim , wherein the dielectric layer is formed using high  
2 density plasma chemical vapor deposition.

1 27. A semiconductor device including a trench isolation region and transistor  
2 element regions, comprising:  
3 a semiconductor substrate;  
4 a first layer formed on the semiconductor substrate;  
5 a trench isolation region formed in the first layer; the trench isolation region  
6 including a oxide layer and a dielectric material layer therein; and  
7 transistor element regions separated by the trench isolation region.

1 28. A device as in claim 27, wherein the first layer comprises an epitaxial growth  
2 layer.

1 29. A device as in claim 27, wherein the dielectric material layer comprises a  
2 material having a density of at least  $2.1\text{g/cm}^3$ .

1 30. A device as in claim 27, wherein the dielectric material layer comprises a  
2 material having a density of at least  $2.3\text{g/cm}^3$ .

1 31. A semiconductor device including a trench isolation region, comprising:  
2 a semiconductor substrate;  
3 an epitaxial growth layer on the semiconductor substrate;  
4 a trench provided in the epitaxial growth layer;  
5 an annealed dielectric layer in the trench;  
6 a trench oxide film formed between the epitaxial growth layer and the dielectric  
7 layer; and  
8 transistor element regions separated by the trench isolation region.

ADD B5 >